index - Equipe Secure and Safe Hardware Accéder directement au contenu

 

Dernières publications

Mots clés

Security Reverse engineering Tunneling magnetoresistance Intrusion detection Side-Channel Attacks Countermeasures Masking Hardware CRT Sensors ASIC DRAM Image processing AES Field programmable gate arrays Spin transfer torque Process variation Variance-based Power Attack VPA Linearity Logic gates CPA Temperature sensors Loop PUF Computational modeling Neural networks OCaml Mutual Information Analysis MIA Reliability Security and privacy GSM Differential power analysis DPA Sécurité Simulation Electromagnetic MRAM RSA Routing PUF Magnetic tunnel junction Power demand Countermeasure Fault injection attack Defect modeling Reverse-engineering Power-constant logic Robustness FPGA Cryptography Training Convolution Formal proof Transistors Estimation Circuit faults TRNG Application-specific VLSI designs Dynamic range Side-channel attacks SCA Fault injection Voltage Magnetic tunneling Costs Signal processing algorithms Lightweight cryptography Dual-rail with Precharge Logic DPL Security services Formal methods Protocols Side-channel analysis Side-channel attacks Steadiness Filtering Randomness Side-Channel Analysis SCA Aging FDSOI SoC Information leakage Energy consumption Masking countermeasure Side-channel attack Elliptic curve cryptography Asynchronous Field Programmable Gates Array FPGA Side-Channel Analysis Hardware security Random access memory 3G mobile communication STT-MRAM Coq Internet of Things Differential Power Analysis DPA Machine learning Resistance Confusion coefficient SCA Receivers Writing Authentication Switches

 

Documents avec texte intégral

213

Références bibliographiques

428

Open access

39 %

Collaborations